SynopSYS 1.0.0.1
The solution that enables the designers to target low-to-mid density FPGAs and CPLDs.
The Identify RTL debugger allows you to instrument RTL HDL.
